您好,欢迎来到61ic! | [登录] [注册] 忘记密码 | 设为首页 帮助
 . 网站首页 . 业界新闻 . 设计中心 . 移动技术 . TI专栏 . ADI专栏 . FPGA专栏 . 代码工厂 . 官方商城 . 
 . 活动专区 . 新品快递 . 解决方案 . 前沿科技 . TI资源 . ADI资源 . FPGA资源 . 下载中心 . 产品展示 . 
加入收藏
付款方式
联系我们
您现在的位置: 61IC电子在线 >> FPGA资源 >> Xilinx >> 代码示例 >> 资源信息
专 题 栏 目
最 新 调 查
    你从事EDA/IC那方面应用?

Altera Study
Xilinx Study
Lattice Study
Actel Study
IC Design Study

  
基于xilinx virtex5的猜数游戏+LCD显示设计,包含完整的ISE工程文件
运行环境: Win9x/NT/2000/XP/2003 文件大小: 2100 K
软件等级: ★★★ 软件类别: 
开 发 商: Free 软件语言: 
相关链接: 资源演示地址  资源注册地址 软件属性:         
下载次数: 本日:   本周:  
       本月:   总计:
授权方式: 
解压密码: 
软件添加: 审核:admin 录入:admin 添加时间: 2013-10-11 12:01:32
::下载地址::
下载地址1  
::软件简介::

基于xilinx virtex5的猜数游戏+LCD显示设计,包含完整的ISE工程文件,代码全部用verilog编写,有说明文档。

Watch_Game_0729\.lso
  ...............\BUS_MUX.v
  ...............\counter.prj
  ...............\counter.stx
  ...............\counter.v
  ...............\counter.xst
  ...............\data.prj
  ...............\data.stx
  ...............\data.v
  ...............\data.xst
  ...............\data_tb.v
  ...............\data_tb_beh.prj
  ...............\data_tb_isim_beh.exe
  ...............\data_tb_isim_beh.wdb
  ...............\data_tb_stx_beh.prj
  ...............\DCM_66Mhz.v
  ...............\DCM_66Mhz_arwz.ucf
  ...............\fuse.log
  ...............\fuse.xmsgs
  ...............\fuseRelaunch.cmd
  ...............\GenesysGeneral.ucf
  ...............\iseconfig\lcd_top.xreport
  ...............\.........\lcd_verilog.projectmgr
  ...............\..im\isim_usage_statistics.html
  ...............\....\numguess_tb_isim_beh.exe.sim\isimcrash.log
  ...............\....\............................\ISimEngine-DesignHierarchy.dbg
  ...............\....\............................\isimkernel.log
  ...............\....\............................\netId.dat
  ...............\....\............................\numguess_tb_isim_beh.exe
  ...............\....\............................\tmp_save\_1
  ...............\....\............................\work\m_00000000000432933766_1073355797.c
  ...............\....\............................\....\m_00000000000432933766_1073355797.didat
  ...............\....\............................\....\m_00000000000432933766_1073355797.nt.obj
  ...............\....\............................\....\m_00000000001392702988_3900676852.c
  ...............\....\............................\....\m_00000000001392702988_3900676852.didat
  ...............\....\............................\....\m_00000000001392702988_3900676852.nt.obj
  ...............\....\............................\....\m_00000000002411181380_0086269133.c
  ...............\....\............................\....\m_00000000002411181380_0086269133.didat
  ...............\....\............................\....\m_00000000002411181380_0086269133.nt.obj
  ...............\....\............................\....\m_00000000004093713498_2073120511.c
  ...............\....\............................\....\m_00000000004093713498_2073120511.didat
  ...............\....\............................\....\m_00000000004093713498_2073120511.nt.obj
  ...............\....\............................\....\numguess_tb_isim_beh.exe_main.c
  ...............\....\............................\....\numguess_tb_isim_beh.exe_main.nt.obj
  ...............\....\pn_info
  ...............\....\temp\glbl.sdb
  ...............\....\....\numg.sdb
  ...............\....\....\numguess_tb.sdb
  ...............\....\....\num_guess.sdb
  ...............\....\work\glbl.sdb
  ...............\....\....\numg.sdb
  ...............\....\....\numguess_tb.sdb
  ...............\....\....\num_guess.sdb
  ...............\isim.cmd
  ...............\isim.log
  ...............\lcd_bus_mux.v
  ...............\lcd_ctrl.v
  ...............\lcd_init.v
  ...............\lcd_top.bgn
  ...............\lcd_top.bit
  ...............\lcd_top.bld
  ...............\lcd_top.cmd_log
  ...............\lcd_top.drc
  ...............\lcd_top.lso
  ...............\lcd_top.ncd
  ...............\lcd_top.ngc
  ...............\lcd_top.ngd
  ...............\lcd_top.ngr
  ...............\lcd_top.pad
  ...............\lcd_top.par
  ...............\lcd_top.pcf
  ...............\lcd_top.prj
  ...............\lcd_top.ptwx
  ...............\lcd_top.stx
  ...............\lcd_top.syr
  ...............\lcd_top.twr
  ...............\lcd_top.twx
  ...............\lcd_top.ucf
  ...............\lcd_top.unroutes
  ...............\lcd_top.ut
  ...............\lcd_top.v
  ...............\lcd_top.xpi
  ...............\lcd_top.xst
  ...............\lcd_top_bitgen.xwbt
  ...............\lcd_top_envsettings.html
  ...............\lcd_top_guide.ncd
  ...............\lcd_top_map.map
  ...............\lcd_top_map.mrp
  ...............\lcd_top_map.ncd
  ...............\lcd_top_map.ngm
  ...............\lcd_top_map.xrpt
  ...............\lcd_top_ngdbuild.xrpt
  ...............\lcd_top_pad.csv
  ...............\lcd_top_pad.txt
  ...............\lcd_top_par.xrpt
  ...............\lcd_top_summary.html
  ...............\lcd_top_summary.xml
  ...............\lcd_top_usage.xml
  ...............\lcd_top_xst.xrpt
  ...............\lcd_verilog.gise

 

::相关软件::
基于IEEE802.3标准的SMII网络通信的VERILOG实现
基于Verilog的逻辑分析仪
ARM公司官方的AXI3总线的SVA检测。带完整说明文档
基于模型的设计-Qsys篇,Altera公司与Math Works公司联…
FPGA_IP Core包括:Uart、mac、tdn、sdr、hdlc、rs232…
::下载说明::
为了达到最快的下载速度,推荐使用网际快车下载本站软件。
如果您发现该软件不能下载,请通知管理员或点击【此处报错】,谢谢!
未经本站明确许可,任何网站不得非法盗链及抄袭本站资源;如引用页面,请注明来自本站,谢谢您的支持!
      网友评论:(评论内容只代表网友观点,与本站立场无关!) 发表评论
站长:61 湘ICP备13001086号-2